


mmWave Cascade Radar RF Board (MMWCAS-RF-EVM)


System Description

4x AWRx 76-81GHz Radar SoC	Cascade Radar RF Board Integrated VCO, LO distribution, PA, LNA, ADC, 3 TX and 4 RX ARM MCU R4 Controller
AWR RF Peripherals	
12x TX, 16x RX Antennas	12 total transmitters across all 4 AWRx devices 16 total receivers across all 4 AWRx devices 4-element series-fed patch antenna
Embedded Antenna	20 GHz LO Star Distribution
AWR Digital Peripherals	2x Wilkinson Power dividers fed by the Master AWRx device LO output to Slave AWRx devices
CSI2.0 4-lane	600Mbps/Lane for 2.4Gbps ADC IF data per device
QSPI Flash	16Mbit QSPI flash for AWR firmware updates
Serial Peripherals	SPI, I2C, UART, GPIO
System Temperature	TMP112 I2C Temperature Sensors
Power	
Radar Power Management IC (PMIC) Solution	2x LP87524P Quad-Channel, Integrated FET, Buck Converters and LC filtering solution

Cascade Radar RF System Diagram



Cascade Radar Evaluation Kit Diagram




PROC054D_System_Top.SchDoc CASCADE_RF_BOARD	PROC054D_EVM_Hardware.SchDoc EVM_HARDWARE	PROC054D_Revision_History.SchDoc REVISION_HISTORY
--	--	--



Cascade Radar RF Board - Top Level Schematic




[4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches](#)
[LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module](#)
[XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution](#)



AWR1243 Cascade System Power Diagram




AWR1243 Cascade System Power Sequence Diagram



References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

LP87524P Quad-Channel Synchronous Buck PMIC - Master AWR_1 and Slave AWR_4




References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP97524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

AWR Power Filtering and Decoupling - Master AWR_1 and Slave AWR_4

PMIC1_AWR_14_1V2	PMIC1_AWR_14_1V2
PMIC1_AWR_14_1V8	PMIC1_AWR_14_1V8
PMIC1_AWR_1_1V0	PMIC1_AWR_1_1V0
PMIC1_AWR_4_1V0	PMIC1_AWR_4_1V0

AWR_1_1V2_FILT	AWR_1_1V2_FILT
AWR_4_1V2_FILT	AWR_4_1V2_FILT
AWR_1_1V8_FILT	AWR_1_1V8_FILT
AWR_4_1V8_FILT	AWR_4_1V8_FILT
AWR_1_1V0_RF1_FILT	AWR_1_1V0_RF1_FILT
AWR_4_1V0_RF1_FILT	AWR_4_1V0_RF1_FILT
AWR_1_1V0_RF2_FILT	AWR_1_1V0_RF2_FILT
AWR_4_1V0_RF2_FILT	AWR_4_1V0_RF2_FILT



Orderable: MMW_CAS_RF_EVM	Designed for: Public Release	Mod. Date: 1/17/2020
TID #: N/A	Project Title: MMWCAS-RF-EVM	
Number: PROC054	Rev: D	Sheet Title: AWR_1_AWR_4_LC_Filtering_Sch
Rev: A	Assembly VAWRant:	Sheet: 6 of 19
Drawn By: a0271760	File: PROC054D_AWR_1_AWR_4_LC_Filtering_Sch	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.


References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

AWR1243 Power Filtering and Decoupling - Master AWR_2 and Slave AWR_3

PMIC2_AWR_23_1V2 PMIC2_AWR_23_1V2
PMIC2_AWR_23_1V8 PMIC2_AWR_23_1V8
PMIC2_AWR_2_1V0 PMIC2_AWR_2_1V0
PMIC2_AWR_3_1V0 PMIC2_AWR_3_1V0

AWR_2_1V2_FILT AWR_2_1V2_FILT
AWR_3_1V2_FILT AWR_3_1V2_FILT
AWR_2_1V8_FILT AWR_2_1V8_FILT
AWR_3_1V8_FILT AWR_3_1V8_FILT
AWR_2_1V0_RF1_FILT AWR_2_1V0_RF1_FILT
AWR_2_1V0_RF2_FILT AWR_2_1V0_RF2_FILT
AWR_3_1V0_RF1_FILT AWR_3_1V0_RF1_FILT
AWR_3_1V0_RF2_FILT AWR_3_1V0_RF2_FILT



References

[TLV70028EVM-463 Evaluation Module](#)
[TPS22965 Evaluation Module](#)


System 3.3V Supply

TPS73733-Q1 5.0V to 3.3V LDO - System 3.3V Power




Host to RF Board Connectors

ClassName: AWR_1_GENERAL




ClassName: AWR_1_SOP_RESET




ClassName: AWR_1_JTAG



ClassName: AWR_2_GENERAL



ClassName: AWR2_SOP_RESET



ClassName: AWR_2_JTAG




ClassName: AWR_SYNC

ClassName: AWR_CLOCK


ClassName: PMIC_CONTROL

ClassName: AWR_SAFETY


ClassName: AWR_3_GENERAL




ClassName: AWR_3_SOP_RESET




ClassName: AWR_3_JTAG



ClassName: AWR_4_GENERAL



ClassName: AWR_4_SOP_RESET




ClassName: AWR_4_JTAG




Host Board Connector 1


ClassName: AWR_1_CSI_LVDS




Bench 5.0V Supply



5.0V Supply Sense




GROUND TEST POINTS




Ground test points should be distributed across board near major IC

SOP Mode / Functional Mode Signals




Note: Both functional mode and SOP modes of TDO signals are provided at the RF Host Interface connector. Host device should not simultaneously drive the SOP mode pin and functional pin.

Host Board Connector 2




Safety Error Signals



Note: ERROR_OUT signals are open-drain and active-low. Any one AWR device can pull the NERROR_OUT signal low in this configuration.

AWR and PMIC I2C Signals



Orderable: MMW_CAS_RF_EVM

Designed for Public Release

Mod. Date: 2/6/2020

Project Title: MMW_CAS_RF_EVM

Number: PROC054

Rev: D

Assembly VAWRant

File: PROC054D_Host_Connector_SchDoc

Size: C

Sheet: 9 of 19

http://www.ti.com




© Texas Instruments

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular AWR purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.


WR Radar SoC - Interfaces

<http://www.ti.com/product/AWR2243>


<http://www.ti.com/product/AWR2243>



ClassName: AWR_20GHZ_LO




NOTE: AWR antenna routed as GCPW transmission lines to etched antenna.



ClassName: AWR_SYNC




ClassName: AWR_CLOCK




ClassName: AWR_GENERAL



NOTE: UART_RX and
UART_TX directions are



ClassName: AWR_GENERAL



So




SOP[2:0] Pins


NOTE: SOP (stAWRt on power) Pins
SOP[2]/PMIC_CLK_OUT
SOP[1]/SYNC_OUT
SOP[0]/TDO

SOP[2:0] = 0b011 -> SOP_MODE2 "Development"
SOP[2:0] = 0b001 -> SOP_MODE3 "Functional"
SOP[2:0] = 0b101 -> SOP_MODE5 "QSPI Flashing"

NOR OSPI FLASH (For Development Purposes)




Debug Test Header (For Development Purposes)



References


<http://www.ti.com/product/AWR2243>




WR Radar SoC - Interfaces

<http://www.ti.com/product/AWR2243>

<http://www.ti.com/product/AWR2243>




ClassName: AWR_20GHZ_LO




NOTE: AWR antenna routed as GCPW transmission lines to etched antenna

[illegible]


ClassName: AWR_CLOCK




className: AWR_GENERAL



NOTE: UART_RX and
UART_TX directions AWR_e
with respect to AWR



ClassName: AWR_GENERAL




AWR_1V0_RF2_3

SOP[2:0] Pins


NOTE: SOP (stAWRt on power) Pins
SOP[2]/PMiC_CLK_OUT
SOP[1]/SYNC_OUT
SOP[0]TDO

SOP[2:0] = 0b011 -> SOP_MODE2 "Development"
SOP[2:0] = 0b001 -> SOP_MODE3 "Functional"
SOP[2:0] = 0b101 -> SOP_MODE5 "QSPI Flashing"


NOR OSPI FLASH (For Development Purposes)



ClassName: SYSTEM_3V3



Debug Test Header (For Development Purposes)



ClassName: AWR_DEBUG

Orderable: MMW CAS RF EVM	Designed for: Public Release	Mod. Date: 2/10/2020
TID #: N/A	Project Title: MMWCAS-RF-EVM	
Number: PROC054	Rev: D	Sheet Title: AWR 1
Sub No Rev:	Assembly VAWRiant:	Sheet: 10 of 1
Drawn by: a0271760	File: PROC054D_AWR Interfaces_SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.

©Texas Instruments


AWR Radar SoC - Interfaces

References


<http://www.ti.com/product/AWR2243>



ClassName: AWR_20GHZ_LO




NOTE: AWR antenna routed as GCPW transmission lines to etched antenna.




ClassName: AWR_SYNC




ClassName: AWR_CLOCK



ClassName: AWR_GENERAL



NOTE: UART RX and



ClassName: AWR_GENERAL




SOP[2:0] Pins


NOTE: SOP (stAWRt on power) Pins
SOP[2]/PMIC_CLK_OUT
SOP[1]/SYNC_OUT
SOP[0]/TDO

SOP[2:0] = 0b011 -> SOP_MODE2 "Development"
SOP[2:0] = 0b001 -> SOP_MODE3 "Functional"
SOP[2:0] = 0b101 -> SOP_MODE5 "QSPI Flashing"


NOR OSPI FLASH (For Development Purposes)




Debug Test Header (For Development Purposes)




AWR Power



AWR Power




AWR Power



AWR Radar SoC - Power and Decoupling

AWR Power - BGA Decoupling

AWR Power



The diagrams show the following connections:

- Diagram 1:** SYSTEM_3V3 connected to R174_1 (10.0k) and then to AWR_1 WARM_RST.
- Diagram 2:** SYSTEM_3V3 connected to R175_1 (100k) and then to AWR_1 SPI_CS1.
- Diagram 3:** SYSTEM_3V3 connected to R176_1 (10.0k) and then to AWR_1 SPI_MISO1.
- Diagram 4:** SYSTEM_3V3 connected to R177_1 (10.0k) and then to AWR_1 NERROR_IN.
- Diagram 5:** SYSTEM_3V3 connected to R178_1 (100k) and then to AWR_1 UART_TX.
- Diagram 6:** SYSTEM_3V3 connected to R179_1 (100k) and then to AWR_1 UART_RX.
- Diagram 7:** SYSTEM_3V3 connected to R180_1 (4.7k) and then to AWR_1 SCL.
- Diagram 8:** SYSTEM_3V3 connected to R181_1 (4.7k) and then to AWR_1 SDA.

Figure 10 shows four schematic diagrams for AWR1642 SPI pin connections:

- AWR_1_SPI_CLK1:** Connected to a 100k resistor (R182_1) to GND.
- AWR_1_SPI_MOSI1:** Connected to a 100k resistor (R183_1) to GND.
- AWR_1_SPI_HOST_INTR1:** Connected to a 100k resistor (R184_1) to GND.
- AWR_1_DIG_SYNCIN:** Connected to a 100k resistor (R185_1) to GND.

Diagram 1: SYSTEM_3V3 connected to AWR_2 WARM_RST through resistor R174_2 (10.0k). Component: WARM_RST_2.

Diagram 2: SYSTEM_3V3 connected to AWR_2 SPI_CS1 through resistor R175_2 (100k). Component: SPI_CS1_2.

Diagram 3: SYSTEM_3V3 connected to AWR_2 SPI_MISO1 through resistor R176_2 (10.0k). Component: SPI_MISO1_2.

Diagram 4: SYSTEM_3V3 connected to AWR_2 NERROR_IN through resistor R177_2 (10.0k). Component: NERROR_IN.

Diagram 5: SYSTEM_3V3 connected to AWR_2 UART_TX through resistor R178_2 (100k). Component: UART_TX_2.

Diagram 6: SYSTEM_3V3 connected to AWR_2 UART_RX through resistor R179_2 (100k). Component: UART_RX_2.

Diagram 7: SYSTEM_3V3 connected to AWR_2_SCL through resistor R180_2 (4.7k). Component:_SCL_2.

Diagram 8: SYSTEM_3V3 connected to AWR_2_SDA through resistor R181_2 (4.7k). Component: SDA_2.

The diagrams show the following connections:

- Diagram 1:** AWR_3 WARM_RST connected to WARM_RST_3. Resistor R174_3 (100k) is connected to SYSTEM_3V3.
- Diagram 2:** AWR_3 SPI_CS1 connected to PI_CS1_3. Resistor R175_3 (100k) is connected to SYSTEM_3V3.
- Diagram 3:** AWR_3 SPI_MISO1 connected to SPI_MISO1_3. Resistor R176_3 (100k) is connected to SYSTEM_3V3.
- Diagram 4:** AWR_3 NERROR_IN connected to NERROR_IN_3. Resistor R177_3 (100k) is connected to SYSTEM_3V3.
- Diagram 5:** AWR_3 UART_TX connected to UART_TX_3. Resistor R178_3 (100k) is connected to SYSTEM_3V3.
- Diagram 6:** AWR_3 UART_RX connected to UART_RX_3. Resistor R179_3 (100k) is connected to SYSTEM_3V3.
- Diagram 7:** AWR_3 SCL connected to SCL_3. Resistor R180_3 (4.7k) is connected to SYSTEM_3V3.
- Diagram 8:** AWR_3 SDA connected to SDA_3. Resistor R181_3 (4.7k) is connected to SYSTEM_3V3.

Figure 10 shows four circuit diagrams for AWR3943 pin connections:

- Diagram 1:** AWR_3_SPI_CLK1 is connected to SPI_CLK1_3. Pin R182_3 has a 100k resistor to GND.
- Diagram 2:** AWR_3_SPI_MOSI1 is connected to PI_MOSI1_3. Pin R183_3 has a 100k resistor to GND.
- Diagram 3:** AWR_3_SPI_HOST_INTR1 is connected to SPI_HOST_INTR1_3. Pin R184_3 has a 100k resistor to GND.
- Diagram 4:** AWR_3_DIG_SYNCIN is connected to DIG_SYNCIN_3. Pin R185_3 has a 100k resistor to GND.

Diagram 1: SYSTEM_3V3 connected to AWR_4 WARM_RST via resistor R174_4 (10.0k). Label: WARM_RST_4.

Diagram 2: SYSTEM_3V3 connected to AWR_4 SPI_CS1 via resistor R175_4 (100k). Label: SPI_CS1_4.

Diagram 3: SYSTEM_3V3 connected to AWR_4 SPI_MISO1 via resistor R176_4 (10.0k). Label: SPI_MISO1_4.

Diagram 4: SYSTEM_3V3 connected to AWR_4 NERROR_IN via resistor R177_4 (10.0k). Label: NERROR_IN.

Diagram 5: SYSTEM_3V3 connected to AWR_4 UART_TX via resistor R178_4 (100k). Label: UART_TX_4.

Diagram 6: SYSTEM_3V3 connected to AWR_4 UART_RX via resistor R179_4 (100k). Label: UART_RX_4.


Diagram 7: SYSTEM_3V3 connected to AWR_4 SCL via resistor R180_4 (4.7k). Label: SCL_4.

Diagram 8: SYSTEM_3V3 connected to AWR_4 SDA via resistor R181_4 (4.7k). Label: SDA_4.

References

LMK00804BEVM User's Guide

40 MHz Clock Generation and Distribution




References


[LMK00804BEVM User's Guide](#)

Digital Sync Trigger and 20GHz LO Distribution


Digital Sync Source Select




LMK00804B Digital Sync Distribution




LMK Pull Resistors



LMK Unused Input




LMK Decoupling and Filtering




FMCW 20GHz LO SYNC


Wilkinson Power Divider #1






Wilkinson Power Divider #2



Test Headers, Connectors and Terminations




System Temperature Sensors




System Indicator LED


POWER LEDS




ERROR LEDS




AWR_1 RESET LED




AWR_2 RESET LED



AWR_3 RESET LED



AWR_4 RESET LED



Hardware, Mounting Holes and Logos



PCB Number: PROC054
PCB Rev: D

PCB
LOGO
Texas Instruments



PCB
LOGO
FCC disclaimer

PCB
LOGO
WEEE logo

PCB
LOGO
ESD Susceptible



CAUTION HOT SURFACE

ZZ1
Assembly Note
These assemblies AWR ESD sensitive, ESD precautions shall be observed.

ZZ2
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ3
Assembly Note
These assemblies must comply with workmanship standAWRds IPC-A-610 Class 2, unless otherwise specified.

ZZ4
Assembly Note
R136/R140 require special attention due to no solder-mask RF construction. For any questions, please contact TI design team.

Cascade Radar RF Board - Revision History

Revision History			
Rev	Date	Released By	Notes
1	2018/07/09	Randy Rosales <rosales.r@ti.com>	Initial release for layout cleanup and internal review.
2	2018/07/17	Randy Rosales <rosales.r@ti.com>	Updating based on 2018/07/09 comments. Combined PMIC_BUCK_EN and PMIC_NRST Combined PMIC1_PGOOD and PMIC2_PGOOD into single SYSTEM_PGOOD Updating NRST generation scheme from LP87524P PMIC Created sepAWRate AWR_X reset generation paths Combined GPIO2 and PGOOD into PGOOD net Removing leftover resistor selection options from the previous LDO and PMIC power paths. Removing first level LC filtering options from the previous LDO and PMIC power paths. Removed: L3, L6, L19, L22 Removed: C21, C29, C78, C86 Removed: C21, C29, C78, C86 This also removed a few power net segments which will now be fed directly from PMIC output Combined AWR_1_1V8_FILT and AWR_4_1V8_FILT into AWR_14_1V8_FILT Combined AWR_2_1V8_FILT and AWR_3_1V8_FILT into AWR_23_1V8_FILT Changing XWR LC filter to use TDK NLCV32T-R10M-EFRD identified by power team analysis PMIC1_AWR_14_1V8 now directly feeds into SYSTEM_1V8 supply - there was no reason to run this through XWR 1.8V LC filter. Added SYSTEM_5V0 to 3.3V resistor divider for LP87524 PMIC pull-up resistors Updated U2 to the Macronix MX25V1635FZDQ - aligning with other XWR EVM kits Removed R125 - Optional resistor remaining from previously removed option for alternative XTAL input Changed NERROR_OUT LED bias to SYSTEM_3V3 Updated coversheet block diagram Updated power distribution block diagram
2	2018/07/17	Randy Rosales <rosales.r@ti.com>	Added variant information for do not populate stuffing options.
3	2018/07/18	Randy Rosales <rosales.r@ti.com>	Removed 50 ohm terminations to ground at the J2 OSCCLK_OUT test header Removed test headers on PMIC output rails Added zero-ohm resistor between PMIC GPIO3 and PGOOD Replaced all note, class and netname instances of AWR with XWR for industrial/automotive alignment of schematics Replaced all series termination on LMK00804B output with 43 ohm resistors per LMK00804B datasheet Replaced XWR reset generation circuit with discrete AND gate Required for achieving clean reset of XWR devices across all device mAWRgins Netname error on XWR SPI interface - MISO netname change R112 and EXT_40MHZ_CLK_1V8 removed - this was an alternative clock path that is no longer supported Eliminated RF1/2 channel naming error in PROC054_System_Power.SchDoc and PROC054_System_Top.SchDoc
4	2018/07/21	Randy Rosales <rosales.r@ti.com>	Changed R54 to pull-up resistor. LP87524P GPIO2 and GPIO3 both configured as open-drain output.
5	2018/07/21	Randy Rosales <rosales.r@ti.com>	Added 10kohm pull-up to LP87524P GPIO3 - required after change separating out GPIO3 and PGOOD nets Aligned PMIC1 and PMIC2 RF1 and RF2 LC filter components with 1.2V and 1.8V filter Previous RF1 and RF2 LC values were still not merged from removal of LDO option separation of RF1 and RF2 supplies
6	2018/07/28	Randy Rosales <rosales.r@ti.com>	Changing all layout critical resistors and capacitors to small-outline version in Altium Vault library Required to allow Tesselize to implement original decoupling and series resistor layout near the AWR BGA Will allow for more compact routing throughout the design as well Changed R136, R140 FMCW LO power divider resistor to RF resistor CH02016-100RJFT Changed U3 and U4 PMIC to reference proper P-version in Altium vault. Adding zero-ohm resistors to AWR_1/2/3/4 I2C interfaces, optionally shorting those interfaces to the PMIC1_2C Changed NERROR_OUT LED to sourced from shorted NERROR_OUT Originally being fed AWR_1_ERROR_OUT
7	2018/08/08	Randy Rosales <rosales.r@ti.com>	Added R188 which shorts AWR_VOUT_PA to AWR_1V0_RF2 supply nets. Recommended for supporting increased current into the RF2 supplies in 1.0V mode supporting simultaneous 3 TX operation
8	2018/08/09	Randy Rosales <rosales.r@ti.com>	Added burn danger logo Added ESD danger logo Consolidated FMCW 20G LO, digital sync and clock net classes. Created the following net classes: AWR_FMCW_20G AWR_CLOCK AWR_SYNC Removed extraneous MCU_CLKOUT_CONN path from XWR2, XWR3 and XWR4 Consolidated XWR1 MCU_CLKOUT path output options on PROC054_40MHZ_CLK1 schematic sheet Renamed schematic PROC054_40MHZ_FMCW_SYNC to PROC054_FMCW_SYNC Aligned antennas with AWR prefix naming convention Added all nets on 40MHZ_CLOCK_1 schematic sheet to netclass XWR_CLOCK
9	2018/08/10	Randy Rosales <rosales.r@ti.com>	Added additional nets to the AWR_SYNC net class Added additional nets to the AWR_FMCW_20G net class Replaced J3 with correct Rosenberger 19S101 part from TI Altium Vault.
10	2018/08/16	Randy Rosales <rosales.r@ti.com>	Added additional R19 and R20 0-ohm resistors to create optional feedback path for bench supply connector P3
11	2020/01/16	Randy Rosales <rosales.r@ti.com>	Revision D updates Changing primary IC (U1_1, U1_2, U1_3 and U1_4) to AWR2243P Cleaning up net names, ports, net classes, and notes to reference AWR vs. AWR12 specifically